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PURPOSE
By an integrated data processor is meant a -unit which accepts infor­
mation from a search radar and supplies digital coordinates of targets 
seen by the radar to data relay equipment» This report discusses an 
integrated data processor for particular radar and data relay equipment 
so that minor changes would be necessary with other equipments*
FUNCTIONS
The integrated data processor has several functions, in the sense that 
the input information is operated upon serially, in several ways«
These functions ares 
1« MTI by delay line cancellation«
2« Noise reduction by video sweep integration«
3« Beamsplitting (target azimuth determination within less than a beamwidth)« 
lu Signal strength measurement«
5« Conversion of target data to Cartesian coordinates (including translation 
of origin)o
6« Buffer storage of digital target coordinates from several beamwidths 
and the synchronous output of these upon demand of relaying equipment«
STORAGE
One fused quartz delay line is used as the storage unit for the various 
functions« Two FM channels are used for MPI and video integration« One FM 
or five AM channels are used for bearnsplitting, one AM channel is used for 
signal strength and three AM channels are used for buffer storage«
Bandwidth requirements are estimated in the appendix*
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MOVING TARGET INDICATION
MTI is performed by coirparing the phase of the radar video on successive 
sweeps and passing only signals which change in phase*
A standard technique for this is shown in the following simplified 
block diagram.
The phase of the radar return is indicated by the amplitude of the 
bipolar coherent video input. This controls deviable oscillator f]_© The 
delay line delays this signal one repetition interval. The delayed signal 
is coirpared in a mixer with the current signal. If they are identical, 
f2 will be the local oscillator frequency f2Q. Since the discriminator 
is tuned to ±2q n0 output will result. If the phase has changed, f]_ will 
differ from f^* and the discriminator will have an output©
The same delay line channel can also time the radar trigger. An 
amplitude notch in the FM signal can be used for this©
VIDEO SWEEP INTEGRATION
The output of the MTI channel passes through censoring equipment# 
before being supplied to the video sweep integrator, which integrates it
#”Censoring with a Video Mapper,” Control Systems Laboratory report 
R-60, December 195>li, Confidential©
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over a fraction of the radar antenna bearrwidth. This improves the signal- 
to-noise ratio. A method for doing this is shown in the following simpli­
fied block diagram.*
VIDEO OUT
Assume first that there is no video input. Then the feedback loop 
from the FM discriminator to deviable oscillator f]_ will tend to make the 
signal circulating in the inner loop, to fg* This resets
the integrator. Since there is attenuation in the outer loop, this process 
will take many repetition intervals. If a constant video input is now 
applied, fi will change from its quiescent value f]_g. This will in turn 
cause fg to deviate by an amount proportional to f^-f^Q each repetition 
interval. The deviation is cumulative as long as the input signal remains. 
The output from the discriminator is proportional to this deviation.
When the input video is removed, the integrated output will go to zero at 
a rate set by the feedback factor k in the outer loop.
*”FM Sweep Integrators,” Vol. I of Final Report on Subcontract 
l6(Philco) of Prime Contract AF-19(122)-1|58 (MIT, Project Lincoln) 
July 31, 19539 Confidential.
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BEAMSPLITTING
The input to the beamsplitter is the output from the video sweep 
integrator« The beamsplitter storage holds a sum, for each range interval, 
denoted by h* The quantity h is formed and used in such a way that the 
center of targets of varying width can be detected to within a fraction 
of a beairwidth.
A first discriminator sets a threshold to reject noise from the video 
integrator* When the leading edge of a target at a given range appears, 
the output from the discriminator is used to start h increasing by an 
amDunt r from its initial zero level each repetition interval until the 
trailing edge of the target appears* This is indicated by the integrated 
video going below a threshold. When this occurs, h is increased by an 
amount 2r each repetition interval* When h reaches a threshold, ha, we 
are ready to report the center of a target* This process is shown in the 
figure* The target extends from t*0 to t]_*
REPETITION INTERVALS
Since 2 tan tan
2hi a hi or W  r ti
’Ei 'T
Also since ha and tan p are constant for all targets,
ha s t2-tx s constant* 
ian^ J
This means that when h reaches ha, the antenna was pointing at the 
center of the target a constant number of repetition intervals earlier*
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Reporting is done by stopping some counters that have.been counting 
in real time in X and Y, and gating their contents to the buffer store. 
When this is done, h for that target is reset to zero. Since it takes 
one repetition interval to store a report in the buffer store and the 
h-circuit may detect many targets in one repetition interval, it is pos­
sible that the X, Y counters will still be holding the first report when 
the second comes along. In such a case, it is possible to report the 
second target during any of the next several repetition intervals with 
only a small error in X, I. If more than about seven repetition intervals 
go by and the target has still not been reported, it is desired to erase 
it from the beamsplitting channel in any event. This is done by resetting 
h when h reaches some hm >ha.
A method of storing h that seems to involve a minimum of equipment 
is to store it in an FM integrator as a deviation from a zero level 
frequency. It will appear from later calculations that there is some 
doubt as to whether or not good enough delay lines can be made. We 
therefore propose two methods, one for analog storage of h, and one for 
digital storage of h.
ANALOG h
A simplified block diagram for an «integrator” to store analog h 
and allow it to be reset to an initial value ho by means of a signal 
called «switching control« is shown below. The switching control has the 
effect of changing the feedback factor k from values near zero to values 
near unity. The frequencies f]_, f2 are deviable, but f*j_Q and f2q are 
fixed and are equal to the quiescent values of f]_ and f2 respectively.
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Another k-switching integrator might have the following block diagram 
(excluding amplifier and AFC)®
DIFF
INPUT
DEV OSC 
*1
*1
GATE «------------------------------------------------------
^---------------------0 SWITCHING CONTROL
OUTPUT *
ICq obtains when the gate transmits the feedback signal, lq_ when it does 
not. As long as the feedback is sufficient, for obtaining, to reduce 
h to its initial value in one pass through the delay line, this circuit 
might be satisfactory. The gate circuit could have a series and a bypass 
attenuator for selecting suitable values of k^ and k^, but in the h-channel 
operation the logic readily allows k^ = 0$ k^ = 1.
The calculation of spurious and secondary responses in the FM type 
delay line integrator gives an allowable value for these of 52 db below 
the desired signal, as measured in a single-pass generation of spurious
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and secondary response. However, the simplifying assumptions made in 
this calculation may be rather unrealistic. The experimental evidence 
is that an intelligence pulse gives rise not to just one spurious pulse, 
but rather to a flood of spurious pulses covering a broad spectrum of 
delay times and amplitudes. While we know of no measurements of the total 
energy of these spurious pulses, it is not hard to imagine that their 
total energy might be of the same order of magnitude as the energy in the 
intelligence pulse from which they were generated.
Upon re-circulation it is not hard to visualize each of these many 
spurious pulses generating new second-order spurious pulses at delay times 
not previously occupied; a particular delay time could have second-order 
spurious pulses generated there by contributions from many first-order 
spurious pulses, so that a new delay time could be occupied by a second- 
order spurious pulse with amplitude of the same order of magnitude as 
that of the first-order spurious pulses. Thus, the spurious pulses can 
conceivably propagate into new delay times, and, by this propagation, 
generate spurious pulses in the same time delay as the intelligence 
pulse and interfere with it.-*
It is shown in the appendix that the ratio of desired to spurious 
signals would be improved if spurious pulses in the h channel could be 
reset to zero ’’between targets.” The same k switching that is used to 
reset h from ha could be used for this purpose. We could provide three 
values of increments to be added in the h-integrator. These would be a
■«•The arguments in this paragraph have a speculative character, but 
lacking evidence to the contrary, it is difficult to dismiss the fears 
raised here only because they involve speculation.
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pedestal increment hp, a unit increment hQ_, and a double increment 2h]_*
It might be desirable to have hp^h^*
The rules for controlling the h-integrator in each range interval of 
every repetition interval would be as follows:
1« Operate the switching control to set and so reset h if
a* a report has just been made, 
b® hm has been reached without reporting,
c* h 4.hp-6 and the integrated video is below threshold* (€ < hp and 
depends upon the destructive effect of spurious pulses)*
(The switching control is operated to reset at the end of this
range interval so as not to erase any other h sums«)
2« Increase h by hp if the integrated video is above its threshold and 
h c hp- £ .
3* Increase h by if the integrated video is above its threshold and 
h =>• hp- £  *
U* Increase h by 2h^ if the integrated video is below its threshold and 
h >  hp- £  *
5« Attempt to report the center of a target if h ^  ha«
The inclusion of a provision for suppressing spurious pulses, as 
described above, does not allow one to relax any of the requirements on 
the delay-line implied in the spurious build-up calculations, but rather 
makes these calculations more realistic*
DIGITAL h
The quantity hm may correspond to the repetition intervals in two 
beanwidths, but the center of a target is desired only to within about L 
repetition intervals* It is therefore possible to decrease the capacity
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of the h-channel by looking at the integrated video only one out of every 
four repetition intervals and use coarser steps for h. However the rate 
at which the h-channel could report targets was already greater than that 
of the buffer store’s rate of acceptance«. If h is only increased one out 
of every four repetition intervals we would not attempt to make use of 
the buffer store three-fourths of the time«. The following scheme allows 
h to reach ha on any repetition interval and still uses four times coarser 
steps for h.
Five AM channels store binary digits of h in parallel for each range 
interval. A one-half mile range mark generator provides 6 ps clock pulses 
for the bearapslitter. There are about 320 range intervals. A second 
clock pulse divides the range intervals into two groups2 0-Ri and R^-Rinay»
A scale-of-four counts repetition intervals.
The rules for forming h in the channels ares 
Repetition
Interval Examine h Add 1 if
0 for ranges 0-R]_ h is above 0 or Input signal is above threshold
1 for ranges 0-R]_ h is above 0 and input signal is below threshold
2 for ranges Ri-Rjnax h is ahove 0 or input signal is above threshold
3 for ranges R^-R^ax h is above 0 and input signal is below threshold
As soon as the h for a particular range reaches 28, a target can be 
reported. The range of the target corresponds to the position of h in the 
delay line. The azimuth of the center of the target is the azimuth of the 
center of the radar beam £6 repetition intervals earlier.
If the buffer store is ready to accept a report, h can be reset. If 
not, h will continue to increase under the above rules. When h reaches 315 
it can be reset to 0 regardless of whether or not the buffer store was able 
to accept a report of that target.
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SIGNAL STRENGTH MEASUREMENT
A single binary digit is included in each target report to indicate 
signal strength. One AM channel, the <y-channel, in the delay line stores 
a binary digit for each target. The output from the video integrator goes 
to a discriminator with a higher threshold than that used in beamsplitting. 
A one is written into the delay line at a position corresponding to the 
range of the target if the video ever gets above the signal strength 
threshold. Otherwise a zero digit will recirculate in the delay line at 
this range. The strength digit is reset to zero at the same time that 
the beamsplitting channel is reset.
COORDINATE CONVERSION
The target information furnished by the beamsplitter is a range 
corresponding to the position of h within the delay line and an azimuth 
corresponding to the bearing of the antenna minus a fixed angle. This 
must be converted to an X and Y centered at the radar and then translated 
to some Xq , Yq not necessarily at the radar. The values of Xq , Y0 are 
assumed to change slowly enough to be set manually.
Azimuth information is available from the radar antenna synchro sys­
tem. A resolver connected to this furnishes voltages varying as the sine 
and cosine of the azimuth. These voltages control two variable frequency 
oscillators. Two binary counters, one for X and one for Y, count the out­
put pulses of the oscillators. The counters are reset before each radar 
sweep. This system can be designed so the counters count X, Y in real 
time during each radar sweep.
To illustrate translation of coordinates we will consider the X 
coordinate. The origin of the radar network will be chosen so that all
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target coordinates are positive. Call the location of a radar in this 
coordinate system X0Y0, If the X counter is reset to Xq when the antenna 
is in the first and fourth quadrants, X0 is effectively added to the X of 
the targets. In the other quadrants we reset the X counter to the digit- 
wise (one’s) complement of X0, count out to the target in the normal 
manner, and take the digitwise conplement of the result. Since the 
digitwise complement of n is one unit in the least significant place less 
than the negative of n, we have j- [ ( - % o - l )  +  x ] -lj = X0-X which is 
correct in the second and third quadrants,
BUFFER STORE
The buffer store portion of the data processor holds binary digital 
reports of targets for approximately one-half second. It supplies these 
digits on demand, synchronously, at the rate of 9U reports per second.
Each report consists of 32 binary digits. This includes digits other than 
target X, Y, The reports are stored serially in AM channels of the delay 
line. One report is read out in four delay periods. One report can be 
written into the delay line in one period. This allows the peak rate of 
accepting reports to be four times the output rate.
Buffer storage is done in three AM channels, each storing binary 
digital information.
The digits of a report are generated in the X, Y counters and gated 
into a shifting register. The end stage of this register puts digits into 
one AM channel at a rate controlled by clock pulses,
A second channel keeps a tally on where writing has taken place in 
the store,
A third channel keeps a tally on where reading has taken place.
C O N F I D E N T I A L
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The maximum capacity of each buffer channel is the same: 1600 binary
digits» This allows a maximum of £0 reports to be stored« Under some 
operating conditions it is desired to manually reduce the capacity to fewer 
reports. This is done by effectively decreasing the digit density in the 
buffer store channels so that each channel stores fewer than 1600 bits« 
Assume the buffer store is empty. Reports from the beamsplitter are 
written into the buffer store locations in order of generation« The 
writing process stops whenever no reports are supplied« The writing also 
stops when the buffer store is filled to capacity. Readout can begin any 
time after one report is in the buffer store» Reading of successive words 
will continue until the last word that was written is reached. The buffer 
store is then considered empty and circuits are reset so that writing will 
begin again in the first storage location.
The writing and reading processes are timed by two clock pulses. The 
clock pulses are generated by pulsed oscillators. The oscillators are 
started by the radar trigger« The fast clock produces 1600 pulses per 
repetition interval (at $ 0 report capacity)« The slow clock produces 32 
pulses per repetition interval. The oscillators are stopped by a counter 
that counts slow clock pulses, called the scale-of-32 counter.
A seale-of-four counter, called the precessing scale-of-four, also 
counts slow clock pulses. It has a second input which will cause it to 
also count trigger pulses under certain conditions.
The following are rules for writing in the buffer stores
1. Begin with 32 markers in the tally channel, evenly spaced and starting 
with the first fast clock pulse.
2. Record the digits of the first report at the locations corresponding
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to these marks« At the same time, delay these marks by one digit time 
before putting them back in the store«
/
3« Further reports are recorded in a similar manner«
km If no further reports are waiting to be recorded, recirculate the 
information.
5>. If the store becomes full, as indicated by the markers occupying the 
position of the last report in the store, no further reports are 
accepted.
6. The markers are reset in the tally channel after the last report of 
a series of reports has been read out.
The following are rules for reading in the buffer store:
1. Begin with 32 markers in the tally channel, evenly spaced and starting 
with the first fast clock pulse. Begin with the precessing scale-of- 
four counting to zero on the first slow clock pulse.
2. Recirculate these markers and count only slow clock pulses until a 
request for reports is received.
3. When a request for reports is received, read the digits of the first 
report at locations corresponding to these marks and the precessing 
counter equal to zero. At the same time delay the marks for which the 
precessing counter equals zero by one digit time before putting them 
back in the store. Add an extra count to the precessing counter each 
delay line period by counting the radar trigger as well as the slow 
clock pulses. Four delay line periods will thus be taken to read one 
report.
Iu In order to send digits of succeeding reports at a constant interval, 
the digits are not transmitted immediately as they are read. Instead,
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they are stored in a flip-flop and transmitted at the time of every 
fourth slow clock pulse«
Further reports continue to be read in a similar manner0 
6* When the position of marks in the reading tally channel agrees with 
the marks in the writing tally channel a 81 memory empty signal« is 
generated and reading stops«,
7® The markers in the tally channels are then reseto
Note that since the digit time will change with the report capacity 
setting of the buffer store, the circuit which delays the marker digits 
one digit time needs to be asynchronous0 
It will have been observed that four repetitions of the delay line 
are used to read out a word from the buffer store, and that the digits 
are read out in the following scrambled orders*
®.®, 28, 32, 1, 5, 9, 133 17, 21, 25, 29, 2, 6, 10, IJ4, 18, 22, 26, 30,
3, 7, 11, 15, 19, 23, 27, 31, U, 8, 12, 16, 20, 21;, 28, 32, 1, 5, ... 
provided that they had been inserted in straight numerical order on write- 
in, On write-in, the successive digits of a word are spaced about
~  83 jisec apart® The timing between the same digit for succes-
^ 2660sive words is about ^ Z o o  P-sec *** 1*66 /lsec, when the store is operating 
at maximum capacity. Thus the n^*1 digit of all words is stored successively 
in a block 83 jasec long in the delay line, and there are 32 such blocks, 
each block containing, at full capacity, 3>0 digits at a spacing of 1®66 jisec. 
Packing the digits in this manner permits the use of a shifting register 
which operates slower than the digit rate in the buffer store delay line®
*A single underline is used for digits belonging to the word pro­
ceeding the one written out in full, and a double underline for digits 
of the subsequent word® Digit spacing is a* 333 /usee on read-out®
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The scrambling of the report digits is not important because they could 
be ^re-scrambled11 as they are gated into the shifting register in parallel 
from the X, Y counter*
We need to find time to gate into the shift register from the stopped 
X, Y counters, so as to obtain a maximum rate of writing into the buffer 
store of one report per repetition interval* One word digit time of 83 p.s 
is sufficient* If we provide an extra one bit store with the shift 
register, we can use it to store the 32nd digit of a report and gate into 
the shift register while this 32nd digit is being written in the buffer
store
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APPENDIX
Specifications for an integrated data processor to be used with a 
TPS-1D radar and MComfieldw type equipment**
REQUIREMENT FOR DELAY TIME
The equipment with which the integrated data processor would be used 
will accept reports at a maximum rate of 98/sec, subject to a power line 
frequency tolerance of 15> parts per 6000 or 0»25$» Possible future down­
ward revisions of this 98/sec figure motivate a choice near 9l*/sec for 
the buffer store output« One word comes out of the buffer store for every 
four recirculations of the delay line, so that if we chose a delay time 
of 2660 microseconds we get a repetition rate of 37f>o9Vsec or a word rate 
of 93*985/sec0 We therefore specify
Delay Line Length s 2660 microseconds»
Incidental electronic delays in the circulation loops will slow the word 
rate somewhat.
REQUIREMENTS FOR MTI CANCELLATION
The bipolar coherent video comes from the TPS-1D radar with a maximum 
peak to peak value near 3 volts via a coaxial cable to be terminated in the 
data processor in 93 ohms0 The rise time of this signal (10$ above minimum 
to 10$ below maximum) will probably be about 1 microsecond»
Output from the MTI channel is to be unipolar cancelled video at a 
maximum level of 6„i| volts peak via a coaxial cable to be terminated at 
the radar in 93 ohmsj the rise time is to be not greater than 2 microseconds.
The MTI channel should also generate a trigger signal which is to be 
supplied as a trigger output» This trigger output is to be a pulse of 
duration U microseconds measured at half amplitude, with a rise time not
*These specifications are not to be regarded as complete or final.
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to exceed 1.0 microsecond (10$ to 90$), but it may have a slower decay» 
this pulse will be negative with an amplitude of not less than volts«»
This is to be provided via coaxial cable to the termination shown in the 
diagram, which termination is in the radar» The repetition rate of this 
signal is to be set by the delay line in such a way that it will be suitable 
as a radar trigger» This trigger will also be used (though not at the 
above voltage levels) for synchronizing the other delay line functions 
of the integrated data processor, and should be generated in a suitable 
form for these uses also.
INTEGRATED 
DATA PROCESSOR
Also pertinent to this trigger is the time jitter to be allowed in 
it, since good MTI cancellation is dependent, in part, on good timing.
If tj is the time-jitter and tr is the video rise time, the cancellation 
ratio cannot be substantially better than tr/tj. We might seek to obtain 
30 db of clutter suppression; 30 db corresponds roughly to a factor of 30;
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we would want tj < tj/30. If we do 6 microsecond range sampling in our 
target detector circuits, we can eventually let our video rise-time be 
degraded to as much as 6 microseconds« This would imply a sweep-to-sweep 
jitter of less than (6/30) psec s 0.2 psec.
If there is a systematic timing error, leading to a slow drift in 
timing, the sweep-to-sweep time error might have to be smaller than that 
required by MTI cancellation. Consider, for example, the analog h-channel. 
Rise times of less than 6 psec would need to be maintained after 128 
repetitions. If ts is a systematic sweep-to-sweep time error we need 
128 ts ¿6 psec or ts ^0.0l;7 psec. The requirements for video integration 
are not more severe than that for MTI cancellation.
We decide as follows;
A random sweep-to-sweep timing error of as much as
0.1 psec
and a systematic sweep-to-sweep timing error of as much as
0.03 psec
can be tolerated.
REQUIREMENTS FOR VIDEO SWEEP INTEGRATOR
Input to the video sweep integrator will come from the radar via a 
coaxial cable to be terminated at the data processor in 160 ohms. The 
video will have a maximum amplitude of 6.U volts peak, and a rise time of 
not greater than 2 microseconds.
The output should be suitable for sampling at 6 psec intervals in 
two amplitude discriminators.
The integration “time constant,“ N0 Refined in terms of the feed­
back factor K by K=e“^/^°, or, for 1-K«1, by No=l/(l--lC0, should be
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roughly the number of sweeps in a half beainwidth for weak targets* This 
number is dependent on one of the thresholds in the above mentioned 
amplitude discriminators, but for AN/TPS-1D, should be about the number 
of sweeps in 2° of azimuth. For a prf of 3?6/sec and a 10 sec. scan, there 
are about 21 sweeps in 2°. A central value for N0 should be, then, N0^21. 
Now, N0 should be adjustable over a rather wide range to allow for adjust­
ments in discriminator thresholds. We specify the range on N0 as 
5 <No ^ £ 0, 0r, for K, we say 0.80^K^0.98.
Here we wish to examine requirements with regard to spurious pulses 
generated within the delay line, and requirements with regard to logical 
design.
We seek to beam-split with an error of + k repetition intervals. If 
there are 6k repetition intervals per beauwidth, this corresponds to an 
accuracy of beamsplitting of fl/l6 beanwridth. The h-channel is to store 
a maximum target width of 128 repetition intervals, i.e., 2 beamwidths.
If h is to be stored in an integrating channel of finite memory N0 
[defined in terms of the feedback factor K by K=e“l/No5 0r for 1-K«1, 
H0=l/(1-K)l then linearity requirements on h place a lower bound on N0.
We see, for unit pulses being integrated, that for the n^ *1 repetition
REQUIREMENTS FOR ANALOG h
interval
hn = (l-lP)/(l-K) = l+KtK2* ... +Kn‘1
= (l-e-n/®o)/(l-e_1/No) ¡=?N0(X-e-n/No) (1)
and for pulses twice as large being integrated we have
hn = 2N0(l-e-n/No) ( 2 )
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If we call N^ax the value of n making hahmax in (l) and the value for
h=hmax ^  (2) then the requirement is that
Solving (l), (2) for Nj^, N j ^  and expanding the logarithm yields, approxi­
mately,
and putting hir]ax;^ 128 into (h ) we get N0 ^5l2* This means that K should 
satisfy
For such long integration times, the generation of spurious pulses in the 
delay line can impose serious limitations in performance«
To examine these effects, let us assume a rather simple behavior for 
the delay line in generating spurious responses* We suppose that if a 
single burst of radio frequency acoustic energy is received from the line 
at unit amplitude, one will also receive, at a different delay, one other 
burst (pulse)of amplitude oc * In FM operation of such a delay line, a 
pulse might be represented by a frequency deviation of amount A  in a radio 
frequency carrier of unit amplitude* Then, at the time for the spurious 
response, there would be present the unit carrier and a pulse of radio 
frequency of amplitude ot, but separated from the carrier by an amount A* 
To an amplitude-insensitive detector (or after an amplitude limiter) this 
would be seen (for small at ) as a burst of sinusoidal frequency deviation, 
at a rate A, and deviation amplitude at A* Thus, for unit intelligence 
deviation, the spurious response has its magnitude given by at, although 
its character is that of a Mburst-of-ripple” rather than a pulse*
(2x1; rep* intervals = 8 rep* (3)
intervals)
a )
0.998 ¿ K < L ( 5 )
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In the calculations, based on our simple assumptions about delay lines, 
we will further assume that the phases in spurious signals are imperfectly 
preserved, so much so that they add-in-quadrature during the build-up 
process* Calling the spurious response existing for the repetition 
interval as a  we can, after a little thought, write the following 
sequence;
Si2 = i
S22 = (1 + K) 2 + K2 ! ^ 2
S3 2 * (1+ K + K2) 2-*- K2S22
S^2 = (1-#- K + K2* K3)2+ i?S32 (6)
tt
t
Sn2 = (1 + K  + & +  . . . -MP"1 ) 2 -M?Sn-il2 o 
Some algebraic manipulation reduces this to
S„Z = 1 fl-K211 -21p 1-&1 +
1-K? 1-K
Of interest to us is at S^/hn, where
h„ = 1 + K +K2 f . . . + If1-1 = 1-K?1
1-K
( 7)
(1)
represents the built-up signal» The ratio Sn/1% tells us how much 
fractional spurious response is worsened by the build-up process* 
n »  1, this is adequately represented by 
Soo = (1-K2)"1/2,
and for N0>> 1, 
Sqo
this is
the
Where
( 8 )
( 9)
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o „For n / N o ^ l  and n » l ,  we can expand that part of inside the brackets 
in (7) in powers of n/N0 and find
do)
hn
a result which is also obtained by the simple-minded calculation repre­
sented by
Sn2 = 1 + 22 + 32 + . . . n2
hn = n
for n>>l. The conditions for the validity of (10), namely
n__<< 1
No
n »  1,
are, for the first part, not very severe. We checked (10) by a numerical 
calculation for n = 128, and N0 less than twice this (201), using (l) and 
(7), and came out with s 6.06, whereas (10) gives the value 6.5; 6.5
corresponds to a 16 db worsening in ot.
We can reduce the effects of spurious signal buildup by resetting h 
to zero before saturation. This can be seen from equation (9) which gives 
Soo/hoo = 16 or 2k  db, for N0 - 5l2| whereas from equation (10) we find 
only 16 db. A considerable improvement might also result, in the light 
of the preceding, if spurious pulses could also be reset to zero at such 
time delays where h-pulses do not occur. This improvement has the effect 
of making our calculations more realistic.
We assumed, however, that there was only one intelligence pulse giving 
rise to spurious pulses. This will not be true on the average for the 
h-channel. Suppose reports are generated and disposed of at an average
(n)
( 12)
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rate of 100 per second. This is the maximum flow capacity of the buffer 
store when it reports continuously. Each report lives, on the average,
( 3 / h ) (128/376) - 0.255 seconds, in the h-ehannei. The average population, 
then, is 25*5 h-pulses. The average height of these is only l/3 of the 
maximum, so we have 8.5 times as large a source, on the average, for spurious 
pulses than allowed for above. Quadrature combination reduces the factor 
to -\/8.5, so our spurious response figure is worsened by 9«3 db, just from 
the population effect. If we work at half the buffer store capacity, the 
population effect gives a worsening of 6.3 db; this latter value may be 
more typical of bad situations.
Taking build-up and population effects together, ot is worsened in the 
h-channel application by 16 + 6.3?=* 22 db. Thus, if we had a line where a  
were -65 db with reference to the intelligence signal, these effects would 
degrade it to -U3 db. Alternatively, if -30 db were the worst we could 
allow (3% error in knowing h), then the line by itself would have to have 
an at no worse than -52 db. This should not be regarded as a design-center 
value for ot, but, rather, a goal should be the obtaining of a delay line 
having a better figure for oC . *
REQUIREMENTS ON BANDWIDTH FOR THE DELAY LINE
The calculations here are intended to be suggestive rather than pro­
vide exact specifications. We will, for example, quote rather arbitrary 
deviations for FM circuits; we will, in relating video bandwidth to rise 
time, take s 0.35 for A f  measured at the -3 db point, and
derive from this a figure for the -6 db point obtaining the relation
-^Ordinary noise and hum play a role here, but a discussion of these 
has not been given.
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(A f)6^rise “ ^  ^eing this latter relation which we will always use,
having an aesthetic preference for quoting at the -6 db point (triSe is the 
time for rise from 10$ to 90$ of maximum amplitude for step input) $ in some 
cases, we will quote rise times that are the longest that could be used, 
"ather than the ones we might like to see used» In short, we have not 
tried to be uniformly conservative in this discussion.
We consider first the MTI cancellation channels. For 1 jisec rise time 
the video bandwidth is 0,5 me (-6 db). For a 1 me peak deviation this 
requires, for bipolar video, a total bandwidth of 2(1 + 0.5)mc = 3 me. On 
this same carrier we will have a trigger pulse of rise time of 1 ^ usec or 
requiring a video bandwidth of 0,5 me, which leads, for amplitude modulation 
(a rather small AM notch in the MTI carrier, say), to a bandwidth of 1 me. 
This is corrpatible with the bandwidth required for the FM channel for MTI.
For the video integration channel, we will assume that our video rise 
time has been degraded at this point to be 2 jisec0 The video bandwidth now 
required is 0,25 me* Assuming a peak deviation of 1 me, and noting that 
this is unipolar video, we find the required bandwidth to be „
(l + 2 x 0.25)mc = 1.5 me.
For a guassian frequency response, as we have been assuming as a 
suitable mathematical model, the time response to a step function is given 
in terms of the error function erf(x). 1 For such a model, a pulse whose 
length is 2trj_se has a response which reaches a maximum of 99% of the _• 
response to a step. Further 2tr^se before or after this maximum, the tail 
is only 0,5$ high. Using these facts, and seeking to be more conservative, 
allowing for unrealism in our model, we take the analog h-pulses to be 
spaced 3trj_se between their maxima, giving trj_se = 2 ;isec, and allowing
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them each to have a length of 2*5 trj_se or 5 jasec* The bandwidth required 
on an FM basis, again assuming 1 me for peak deviation, is the same as for 
the video integrator* Thus the analog h-channel requires 1*5 me*
For the digital h-channels we will let each pulse have a length equal 
to tr^se, and let their spacing be 1*2 tr^se3 thus trj_se = 5 p.sec* This 
gives on an AM basis an RF bandwidth of 0,20 ms per digit* We will allow 
0*10 me guard spacing between digits and arrive at a total bandwidth for 
the digital h-channels of 1*U me* If we have digital h, then the signal 
strength channel, or cr-channel will have similar width and guard spacing, 
so that for h and cr channels we have a total bandwidth on an AM basis of 
1*7 me*
We have finally to consider the buffer-store channels* Each of the 
three channels needs a capacity (maximum) of 50 x 32 = 1600 digits to be 
written in 2660 psec* This gives a digit spacing of 1*66 psec* We will 
choose trj_se = 1*0 psec* Thus we have an AM bandwidth of 1*0 me* If we 
allow 0*5 me for guard spacing among these three we get a total of U«0 me 
for buffer-store*
We thus have the following totals on bandwidth., depending on 
whether the h-channel is digital or analog*
Digital-h Analog-h
MTI and Synch* 3 me 3 me
Guard 1 ire 1 me
Video Integ* 1*5 me 1*5 me
Guard 1*0 me 1*0 me
h-channel 1*7 me (incl,cr-channel) 1*5 me
Guard 1*0 me 1.0 me
cr-channel — 0*2 me
Guard — 1,0 me
Buffer Store It*0 me iuO me
Total 13*2 me lit *2 me
C O N F I D E N T I A L
6U-28 C O N F I D E N T I A L
and
AC KNOWLEDGEMEMT
This report is the result of conferences with Professors E* 
Ao T. Nordsieck.
i
I. Hulsizer
v
*
L
C O N F I D E N T I A L
